

General Description

The LMV321 (single), LMV358 (dual) and LMV324 (quad) are general purpose, low offset, high frequency response and micro power operational amplifiers. With an excellent bandwidth of 1MHz, a slew rate of $0.8V/\mu$ s, and a quiescent current of 80μ A per amplifier at 5V, the LMV321/358/324 family can be designed into a wide range of applications.

The LMV321/358/324 op-amps are designed to provide optimal performance in low voltage and low power systems. The input common-mode voltage range includes ground, and the maximum input offset voltage are 4.5mV. These parts provide rail-to-rail output swing into heavy loads. The LMV321/358/324 family is specified for single or dual power supplies of +2.3V to +5.5V. All models are specified over the extended industrial temperature range of -40°C to +125°C.

The LMV321 is available in 5-lead SOT-23 package. The LMV358 is available in 8-lead SO package. The LMV324 is available in 14-lead SO package.

Features

- General Purpose 1MHz Amplifiers, Low Cost
- High Slew Rate: 0.8V/μs
- Low Offset Voltage: 4.5 mV Maximum
- Low Power: 80µA per Amplifier Supply Current
- Settling Time to 0.1% with 2V Step: 4.2 μs
- Unit Gain Stable
- Rail-to-Rail Input and Output
 - > Input Voltage Range: -0.1V to +5.1V at 5V Supply
- Operating Power Supply: +2.3V to +5.5V
- Operating Temperature Range: -40°C to +125°C
- ESD Rating: HBM-4kV, CDM-2kV
- Upgrade to LMV321/LMV358/LMV324 Family

Applications

- Smoke/Gas/Environment Sensors
- Audio Outputs
- Battery and Power Supply Control
- Portable Equipment and Mobile Devices
- Active Filters
- Sensor Interfaces



Applications

- Battery-Powered Instrumentation
- Medical Instrumentation

Pin Configurations



Pin Description

Symbol	Description
-IN	Negative (inverting) input.
+IN	Positive (noninverting) input.
-INA, -INB -INC, -IND	Inverting Input of the Amplifier. The Voltage range can go from $(V_{S-} - 0.1V)$ to $(V_{S+} + 0.1V)$.
+INA, +INB +INC, +IND	Non-Inverting Input of Amplifier. This pin has the same voltage range as -IN.
+V _S	Positive Power Supply. The voltage is from 1.8V to 5.5V. Split supplies are possible as long as the voltage between V_{S^+} and V_{S^-} is between 1.8V and 5.5V. A bypass capacitor of 0.1μ F as close to the part as possible should be used between power supply pins or between supply pins and ground
-Vs	Negative Power Supply. It is normally tied to ground. It can also be tied to a voltage other than ground as long as the voltage between V_{S^+} and V_{S^-} is from 1.8V to 5.5V. If it is not connected to ground, bypass it with a capacitor of $0.1\mu F$ as close to the part as possible.
OUT	Output.
OUTA, OUTB OUTC, OUTD	Amplifier Output



Ordering Information

Type Number	Package	Number of package	Description
LMV321	SOT23-5	3000 PCS	321
LMV358S/M	SOP8/MSOP8	4000 PCS	LMV358/M XXXX
LMV324S/T	SOP14/TSSOP14	2500 PCS	LMV324/T XXXX

Absolute Maximum Ratings ($T_A = 25^{\circ}C$)

Symbol	Description	Value	Units
V _{S+} ,V _{S-}	Supply Voltage, V_{S^+} to V_{S^-}	7.0	V
V _{CM}	Common-Mode Input Voltage	$V_{S-} - 0.3$ to $V_{S+} + 0.3$	V
ESD	Electrostatic Discharge Voltage	HBM ±4000	V
ESD		CDM ±2000	V
T_{J}	Junction Temperature	160	°C
T _{STG}	Storage Temperature Range	-65 to +150	°C(TJ)
Тл	Lead Temperature Range (Soldering 10 sec)	260	°C

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. Provided device does not exceed maximum junction temperature (TJ) at any time.



Electrical Characteristics

$V_{s} = 5 \text{ OV } T_{A} = +25^{\circ}\text{C}$	$V_{CM} = V_s/2$ $V_0 = V_s/2$, and $R_L = 10k\Omega$ connected to V	2/2 unless otherwise noted
13 0.01, IA 200	$, , c_{M} , s_{2} , c_{3} , $, 2, unress other wise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
INPUT CHA	ARACTERISTICS						
	Input offset voltage		-4.5	±1.0	+4.5	mV	
Vos	Over temperature		-4.8		+4.8		
Vos TC	Offset voltage drift	Over Temperature		2.3		μV/°C	
	Input bias current			1			
I_B	Over temperature			500		pА	
Ios	Input offset current			1		pA	
V _{CM}	Common-mode voltage range		V _{S-} -0.1		V _{S+} +0.1	v	
	Common-mode rejection ratio	$N = 0.05 M \approx 2.5 M$		90			
CLUDD	Over temperature	$V_{CM} = 0.05V$ to 3.5V		85		dB	
CMRR				80			
	Over temperature	$V_{CM} = V_{S-} - 0.1$ to $V_{S+} + 0.1$ V		75			
	Open-loop voltage gain			110		dB	
A _{VOL}	Over temperature	$V_0 = 0.05$ to 3.5 V		100			
R _{IN}	Input resistance		100			GΩ	
		Differential		2.0			
C _{IN}	Input capacitance	Common mode		3.5		pF	
OUTPUT C	HARACTERISTICS						
V _{OH}	High output voltage swing			V _{S+} 8		mV	
Vol	Low output voltage swing			8		mV	
	Closed-loop output impedance	f = 200 kHz, G = +1		0.4			
Zout	Open-loop output impedance	$f = 1 MHz, I_0 = 0$		2.6		Ω	
÷		Source current through 10Ω		40			
I _{SC}	Short-circuit current Sink current through 10Ω			40		mA	
DYNAMIC	PERFORMANCE						
GBW	Gain bandwidth product	f=1kHz		1.0		MHz	
$\Phi_{\rm M}$	Phase margin	$C_L = 100 pF$		62		o	
SR	Slew rate	$G = +1, C_L = 100 pF,$ $V_O = 1.5V to 3.5V$		0.8		V/µs	



Electrical Characteristics

$W = 50W T = 125^{\circ}$	$\mathbf{V} = \mathbf{V} / \mathbf{V} = \mathbf{V} / \mathbf{C}$	and D = 1010 as a mass and the	V /2 and and all among a stad
$v_{S} = 5.0v_{-1A} = \pm 25 C$	$V_{CM} = V_{S}/2, V_{O} = V_{S}/2$	$R_{\rm L} = 10 k\Omega$ connected to	$v_{s/2}$, unless otherwise noted.
	,	,	

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
	To 0.1%, G = +1, 2V step		4.2				
ts	Settling time	To 0.01%, G = +1, 2V step		5.2		μs	
t _{OR}	Overload recovery time	V_{IN} * Gain > V_S		2		μs	
THD+N	Total harmonic distortion+Noise	$f = 1 kHz, G = +1, V_{O}=3V_{PP}$		0.003		%	
NOISE PEI	RFORMANCE						
V_n	Input voltage noise	f = 0.1 to 10 Hz		13		μV_{P-P}	
en	Input voltage noise density	f = 1 kHz		35		nV/\sqrt{Hz}	
In	Input current noise density	f = 10 kHz		6		fA/√Hz	
POWER SU	JPPLY						
Vs	Operating supply voltage		2.3		5.5	V	
DCDD	Power supply rejection ratio	$V_{\rm S} = 2.7 V$ to 5.5 V,		98		15	
PSRR	Over temperature	$V_{CM} < V_{S^+} - 2V$		85		dB	
Ŧ	Quiescent current (per amplifier)			80	120		
I_Q	Over temperature			85	130	μA	
THERMAL	CHARACTERISTICS						
T_{A}	Operating temperature range		-40		+125	°C	
		SOT23-5		190			
θ_{JA}	Package thermal resistance	UQR: 10 UQR:		125		°C/W	
		SO-14		115			

Specifications subject to changes without notice



Typical Performance Characteristics

At $T_A = +25$ °C, $V_{CM} = V_S/2$, and $R_L = 10k\Omega$ connected to $V_S/2$, unless otherwise noted.



120 100 CMRR 80 60 PSRR 40 20 0 -20 10 100k 10M 1 100 1k 10k 1MFrequency (Hz)

Open-loop Gain and Phase as a function of Frequency

Power Supply and Common-mode Rejection Ratio as a function of Frequency



Input Offset Voltage Production Distribution



Channel Separation as a function of Frequency



140

Large-Signal Step Response at 2.7V

Time (4 µs/div)



Small-Signal Step Response at 2.7V

G = +1

500 mV/div



Typical Performance Characteristics

At $T_A = +25$ °C, $V_{CM} = V_S/2$, and $R_L = 10 k\Omega$ connected to $V_S/2$, unless otherwise noted.



Large-Signal Step Response at 5V

Small-Signal Step Response at 5V

1. LOW INPUT BIAS CURRENT

The LMV321/358/324 family is a CMOS op-amp family and features very low input bias current in pA range. The low input bias current allows the amplifiers to be used in applications with high resistance sources. Care must be taken to minimize PCB Surface Leakage. See below section on "PCB Surface Leakage" for more details.

2. PCB SURFACE LEAKAGE

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5pA of current to flow, which is greater than the LMV321/358/324's input bias current at +25°C (±1fA, typical). It is recommended to use multi-layer PCB layout and route the op-amp's -IN and +IN signal under the PCB surface.

The effective way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 1 for Inverting Gain application.

1. For Non-Inverting Gain and Unity-Gain Buffer:

a) Connect the non-inverting pin (+IN) to the input with a wire that does not touch the PCB surface.

b) Connect the guard ring to the inverting input pin (-IN). This biases the guard ring to the Common Mode input voltage.

2. For Inverting Gain and Trans-impedance Gain Amplifiers (convert current to voltage, such as photo detectors):

a) Connect the guard ring to the non-inverting input pin (+IN). This biases the guard ring to the same reference voltage as the op-amp (e.g., $V_s/2$ or ground).

b) Connect the inverting pin (-IN) to the input with a wire that does not touch the PCB surface.



Figure 1. Use a guard ring around sensitive pins



3. GROUND SENSING AND RAIL TO RAIL

The input common-mode voltage range of the LMV321/358/324 series extends 100mV beyond the supply rails. This is achieved with a complementary input stage—an N-channel input differential pair in parallel with a P-channel differential pair. For normal operation, inputs should be limited to this range. The absolute maximum input voltage is 300mV beyond the supplies. Inputs greater than the input common-mode range but less than the maximum input voltage, while not valid, will not cause any damage to the op-amp. Unlike some other op-amps, if input current is limited, the inputs may go beyond the supplies without phase inversion, as shown in Figure 2. Since the input common-mode range extends from (V_{S-} – 0.1V) to (V_{S+} + 0.1V), the LMV321/358/324 op-amps can easily perform 'true ground' sensing.



Figure 2 No Phase Inversion with Inputs Greater Than the Power-Supply Voltage

A topology of class AB output stage with common-source transistors is used to achieve rail-to-rail output. For light resistive loads (e.g. $100k\Omega$), the output voltage can typically swing to within 5mV from the supply rails. With moderate resistive loads (e.g. $10k\Omega$), the output can typically swing to within 10mV from the supply rails and maintain high open-loop gain.

The maximum output current is a function of total supply voltage. As the supply voltage to the amplifier increases, the output current capability also increases. Attention must be paid to keep the junction temperature of the IC below 150°C when the output is in continuous short-circuit. The output of the amplifier has reverse-biased ESD diodes connected to each supply. The output should not be forced more than 0.5V beyond either supply, otherwise current will flow through these diodes.

4. CAPACITIVE LOAD AND STABILITY

The LMV321/358/324 can directly drive 1nF in unity-gain without oscillation. The unity-gain follower (buffer) is the most sensitive configuration to capacitive loading. Direct capacitive loading reduces the phase margin of amplifiers and this results in ringing or even



oscillation. Applications that require greater capacitive drive capability should use an isolation resistor between the output and the capacitive load like the circuit in Figure 3. The isolation resistor R_{ISO} and the load capacitor C_L form a zero to increase stability. The bigger the R_{ISO} resistor value, the more stable V_{OUT} will be. Note that this method results in a loss of gain accuracy because R_{ISO} forms a voltage divider with the R_L .



Figure 3 Indirectly Driving Heavy Capacitive Load

An improvement circuit is shown in Figure 4. It provides DC accuracy as well as AC stability. The R_F provides the DC accuracy by connecting the inverting signal with the output. The C_F and R_{ISO} serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.



Figure 4 Indirectly Driving Heavy Capacitive Load with DC Accuracy

For no-buffer configuration, there are two others ways to increase the phase margin: (a) by increasing the amplifier's gain, or (b) by placing a capacitor in parallel with the feedback resistor to counteract the parasitic capacitance associated with inverting node.

5. POWER SUPPLY LAYOUT AND BYPASS

The LMV321/358/324 family operates from either a single +2.3V to +5.5V supply or dual \pm 1.15V to \pm 2.75V supplies. For single-supply operation, bypass the power supply Vs



with a ceramic capacitor (i.e. 0.01μ F to 0.1μ F) which should be placed close (within 2mm for good high frequency performance) to the V_s pin. For dual-supply operation, both the V_{s+} and the V_{s-} supplies should be bypassed to ground with separate 0.1μ F ceramic capacitors. A bulk capacitor (i.e. 2.2μ F or larger tantalum capacitor) within 100mm to provide large, slow currents and better performance. This bulk capacitor can be shared with other analog parts.

Good PC board layout techniques optimize performance by decreasing the amount of stray capacitance at the op-amp's inputs and output. To decrease stray capacitance, minimize trace lengths and widths by placing external components as close to the device as possible. Use surface-mount components whenever possible. For the op-amp, soldering the part to the board directly is strongly recommended. Try to keep the high frequency big current loop area small to minimize the EMI (electromagnetic interfacing).

6. GROUNDING

A ground plane layer is important for the LMV321/358/324 circuit design. The length of the current path speed currents in an inductive ground return will create an unwanted voltage noise. Broad ground plane areas will reduce the parasitic inductance.

7. INPUT-TO-OUTPUT COUPLING

To minimize capacitive coupling, the input and output signal traces should not be parallel. This helps reduce unwanted positive feedback.



Typical Application Circuits

1. DIFFERENTIAL AMPLIFIER



Figure 5 Differential Amplifier

The circuit shown in Figure 5 performs the difference function. If the resistors ratios are equal $R_4/R_3 = R_2/R_1$, then:

$$\mathbf{V}_{\text{OUT}} = (\mathbf{V}_{\text{p}} - \mathbf{V}_{\text{n}}) \times \mathbf{R}_2 / \mathbf{R}_1 + \mathbf{V}_{\text{REF}}$$

2. INSTRUMENTATION AMPLIFIER



 $V_{OUT} = (V_1 - V_2) \times (1 + R_1/R_2 + 2R_1/R_G) + V_{REF}$ Figure 6 Instrumentation Amplifier

The LMV321/358/324 family is well suited for conditioning sensor signals in battery-powered applications. Figure 6 shows a two op-amp instrumentation amplifier, using the LMV358 op-amps. The circuit works well for applications requiring rejection of common-mode noise at higher gains. The reference voltage (V_{REF}) is supplied by a low-impedance source. In single voltage supply applications, the V_{REF} is typically $V_S/2$.



Typical Application Circuits

3. BUFFERED CHEMICAL SENSORS



All components contained within the pH probe

Figure 7 Buffered pH Probe

The LMV321/358/324 family has input bias current in the pA range. This is ideal in buffering high impedance chemical sensors, such as pH probes. As an example, the circuit in Figure 7 eliminates expansive low-leakage cables that is required to connect a pH probe (general purpose combination pH probes, e.g Corning 476540) to metering ICs such as ADC, AFE and/or MCU. An LMV321/358/324 op-amp and a lithium battery are housed in the probe assembly. A conventional low-cost coaxial cable can be used to carry the op-amp's output signal to subsequent ICs for pH reading.

4. SHUNT-BASED CURRENT SENSING AMPLIFIER

The current sensing amplification shown in Figure 8 has a slew rate of $2\pi fV_{PP}$ for the output of sine wave signal, and has a slew rate of $2fV_{PP}$ for the output of triangular wave signal. In most of motor control systems, the PWM frequency is at 10kHz to 20kHz, and one cycle time is 100µs for a 10kHz of PWM frequency. In current shunt monitoring for a motor phase, the phase current is converted to a phase voltage signal for ADC sampling. This sampling voltage signal must be settled before entering the ADC. As the Figure 8 shown, the total settling time of a current shunt monitor circuit includes: the rising edge delay time (t_{SR}) due to the op-amp's slew rate, and the measurement settling time (t_{SET}). For a 3-shunt solution in motor phase current sensing, if the smaller duty cycle of the PWM is defined at 45% (In fact, the phase with minimum PWM duty cycle, such as 5%, is not detected current directly, and it can be calculated from the other two phase currents), and the t_{SR} is required at 20% of a total time window for a phase current monitoring, in case of a 3.3V motor control system(3.3V MCU with 12-bit ADC), the op-amp's slew rate should be more than:



Typical Application Circuits

3.3V / (100 μ s × 45% × 20%) = 0.37 V/ μ s

At the same time, the op-amp's bandwidth should be much greater than the PWM frequency, like 10 time at least.



Figure 8 Current Shunt Monitor Circuit



Package Information

SOT23-5



UQR/:





Package Information

UQR/36





Package Information

O UQR:







Symbol	Dimensions In Millimeters		Dimensions In Inches		
,	MIN	MAX	MIN	MAX	
А	0.820	1.100	0.032	0.043	
A1	0.020	0.150	0.001	0.006	
A2	0.750	0.950	0.030	0.037	
b	0.250	0.380	0.010	0.015	
с	0.090	0.230	0.004	0.009	
D	2.900	3.100	0.114	0.122	
E	2.900	3.100	0.114	0.122	
E1	4.750	5.050	0.187	0.199	
e	0.650 BSC		0.026	BSC	
L	0.400	0.800	0.016	0.031	
θ	0°	6°	0°	6°	



Package Information

VUUQR36





	Dimensions In Millimeters			
Symbol	MIN	ТҮР	MAX	
A	-	-	1.20	
A1	0.05	-	0.15	
A2	0.90	1.00	1.05	
b	0.20	-	0.28	
с	0.10	-	0.19	
D	4.86	4.96	5.06	
E	6.20	6.40	6.60	
E1	4.30	4.40	4.50	
e		0.65 BSC		
L	0.45	0.60	0.75	
L1	1.00 REF			
L2	0.25 BSC			
R	0.09	-	-	
θ	0°	-	8°	